Abstract-This paper presents a fully integrated imaging receiver for high data rate wireless optical communication. A 3 × 3 matrix of Spatially Modulated Light detectors (SML), each with 730-MHz bandwidth followed by on-chip switches are integrated to allow the detection of photodiodes (PDs) in Line of Sight (LOS) with the transmitter. The imaging optical receiver employs a novel adaptive equalizer that uses spectrum reshaping to equalize the low bandwidth of the SML PD and partially compensate for the variable capacitance seen by the transimpedance amplifier resulting from dynamic LOS variations. Implemented in 130-nm CMOS technology, the chip provides an optical sensitivity of -3.5 dBm for λ = 850nm modulated light with 4.7-Gb/s 2 31 − 1 random data at BER = 10 −10 , and -4.4 dBm at 4.5 Gb/s with BER = 10 −12 , using one activated PD. For the case when all nine PDs are activated, corresponding to 11.5 pF total PDs capacitance at the input of the transimpedance amplifier, measurement results show a sensitivity of -5 dBm for 2-Gb/s data at BER = 10 −12 . The total power consumption including the differential output buffer is 97 mW from a single 1.5-V supply while providing 750-mV peak to peak output voltage over the 100 differential resistance of the measurement equipment. The total die area including bond pads is 870 × 1400 μm × μm.
I. INTRODUCTION
O PTICAL wireless communication has been conventionally limited to static point to point high data rate links [1] , [2] or low data rate systems using Infra-Red (IR) LEDs [3] . However, recent advances in network protocols and generation of the cloud is pushing the physical layer to handle Gb/s communication wirelessly. Possible applications are the new Giga-IR protocols for fast multimedia transfer between smart phones [3] , last mile wireless connectivity replacing the Fiber To The Home (FTTH) links to reduce the cost and difficulty of fiber installment, and optical wireless HDMI or IEEE 802.3 Gigabit Ethernet. Achieving such data rates in portable applications requires dynamic detection of the LOS between the transmit and the receive nodes and overcoming the multi-path reflected signal in the receive side. The use of angle diversity in the transmitter and an imaging receiver formed of a matrix of high speed PDs, has been proposed to alleviate such issues [4] , [5] . Imaging receivers with speeds up to 400 Mb/s have been experimentally demonstrated [6] - [8] . However, for higher data rates, high speed CMOS PDs, high sensitivity Trans-Impedance Amplifiers (TIA), and adaptive equalization are required to facilitate a high data rate wireless link. The power consumption is still a major challenge in designing high data rate imaging receivers. In [9] , a design methodology for high sensitivity and low power optical receiver for wireless optical communication applications has been proposed. This work extends the receiver presented in [9] to include a 3 × 3 matrix of high speed PDs, a high sensitivity TIA, and a novel adaptive equalizer to maximize the overall bandwidth of the receiver under different number of activated PDs and different data rates. The general block diagram of the proposed optical receiver is shown inside the dashed area in Fig. 1 . The paper is organized as follows. Section II discusses the system design of the imaging receiver. Section III presents a novel equalization technique based on spectrum reshaping. The experimental results for a prototype chip fabricated in 130-nm CMOS technology is presented in Section IV, while conclusions are drawn in Section V.
II. IMAGING RECEIVER DESIGN CONSIDERATIONS
To address the LOS detection problem in optical wireless communications, a switched PD array is proposed for the receiver (Fig. 1) . The receiver can operate in two modes; a tracking mode and a communication mode; defined by the "Mode Cont." signal in Fig. 1 . In the tracking mode, an off chip microcontroller sequentially enables the switches while all "LOS1" to "LOS9" signals are set at logic low. At the output of the chip, there is a 1 to 2 multiplexer whose output 1(P+, and P-in Fig. 1 ) is activated in the tracking mode resulting in an average greater than the threshold voltage in case the pilot signal transmitted by the transmitter is received by the activated PD. The generated high level at the output of the comparator indicates the LOS and is an acknowledge to the microcontroller showing that the activated PD is in LOS with the transmitter and should be enabled in the communication mode by setting the corresponding "LOSx" signal "High" after the PD matrix is fully scanned [10] . After all PDs are scanned and the PDs in LOS are determined, the communication mode is enabled through the "Com+" and "Com-" outputs of the Mux where the switches of all PDs in LOS with the transmitter are closed by setting the corresponding "LOSx" to "High" and their currents are added. The equal weight addition of the current of the PDs in LOS with the transmitter is called Equal Gain Combining (EGC) [11] . Using the imaging matrix of PDs and the EGC we prevent the current of non-LOS PDs from contributing to the photo-generated current. If all PDs are connected to the TIA, the non-LOS PDs can detect the background illumination and increase the total shot noise thereby reducing the SNR. In the presented prototype optical receiver, the PD array is formed of a matrix of 3 × 3 SML PDs each with an area of 65 × 65 (μm) 2 . The SML PD is chosen given its high bandwidth as well as its differential nature [12] - [15] . The responsivity of the SML PD is simulated using MEDICI device simulation software. The device simulations use 130-nm CMOS technology parameters for an NWell width of W = 2.1 μm, Nwell spacing S = 1.4 μm, and 8 Nwells for each cathode. Fig. 2 shows a bandwidth of 730 MHz and a responsivity of 33 mA/W in response to 850-nm light. Each PD is placed 75 μm apart from the neighboring PDs. This distance is selected to prevent the absorption of the photo-generated carriers below one PD by the adjacent enabled PDs. Fig. 3 shows the current generated by a non-activated PD as a result of a shined adjacent PD versus the spacing between the two PDs. As can be seen, the percentage of the crosstalk decreases to less than 2 % for a spacing higher than 25 μm, assuming a responsivity of 33 mA/W. The dimension of 65 × 65(μm) 2 , and spacing of 75 μm also facilitates testing using a multi mode fiber with an external diameter of 65 μm and hence the possibility of Simulated responsivity of an SML PD with W = 2.1μm, S = 1.4μm, and 8 NWells for each cathode in response to the modulated light with λ = 850nm. shining just one PD in a laboratory experimental condition. For the switching matrix, the selection of the switch sizes for a given phase margin and input sensitivity follows the procedure reported in [9] . The clock frequency of the scan process would be selected much lower than the actual data, and is dependent on the mobility requirements for the complete optical wireless communication link. This paper is mainly concerned with the front end of the optical receiver, shown in the chip boundary in Fig. 1 . A transimpedance amplifier (TIA) follows the switching matrix. Given the low responsivity of the PDs in CMOS technology, a high gain TIA is required to minimize the input referred current noise and maximize the input sensitivity. In addition, the imaging receiver shown in Fig. 1 , has an input capacitance that changes from C P D up to NC P D where C P D is the capacitance of each PD and N is the number of activated PDs. Thus, the input pole in the transfer function of the TIA would change from
for N = 9. Fig. 4 shows the schematic of the TIA used in this design. The design is based on the architecture published in [9] . Active feedback Cherry Hooper stages are employed as the core of the shunt feedback TIA as well as gain stages of the limiter, because their gain-bandwidth product is higher than f t , and thus can provide large bandwidth at low power [9] . The bias resistor R B is employed to redirect the noisy optically generated carriers in any disabled PD (with an off switch) to the supply, and hence prevents the sensitivity degradation through cross talk. Fig. 5 shows the simulated combined frequency response of the TIA and PDs, suggesting that the different transfer functions at the output of the TIA would require an adaptive equalizer to maximize the overall bandwidth regardless of the number of activated PDs.
III. ADAPTIVE EQUALIZATION
Given the bandwidth limitation of CMOS PDs and the variation of input capacitance at the input of the TIA in the proposed architecture, to maintain the high bandwidth while the LOS condition changes, adaptive equalization is required. Several techniques have been proposed in the literature for adaptive frequency equalization [16] - [20] . In [16] , the high frequency power of the spectra for signals at the input and output of a limiter are compared and the resulting output is used to change the position of the zero of the equalizer. The technique presumes equal amplitudes for the two compared signals, otherwise the equalization loop can converge to a false point. Referring to Fig. 6(a) , a nondistorted signal and an un-properly equalized signal can have equal high-frequency spectra above a certain frequency f 1 , while they do not necessarily have equal low-frequency spectra. In [17] , the bandpass power spectra are compared. However, this technique also fails to correctly equalize the signal if the swings of the two signals are not equal. In addition, providing a high Q bandpass filter and selecting the optimum center frequency of the filter for equalization in a broad range of data rates can be quite challenging. In [18] , the slopes of the signals at the input and output of the last stage of the limiter are compared to tune the position of the zero. The complexity of comparing the slopes of two non equal amplitude signals is the main drawbacks of this technique. Several solutions for amplitude imbalance issue have been introduced. In [20] , the low-frequency and the high-frequency spectrum powers are compared separately, adding another loop to the circuit. This changes the dc gain based on the comparison of the low frequency spectrum powers. In [21] , the unique property of the ideal Sinc function is employed to equalize the signal at the output of a coaxial cable. As shown in Fig. 6 (b), the spectrum powers below and above f 0 = 0.26
are equal for a perfect Sinc function, the power spectral density of the random data with bit period of T b . Fig. 7 shows the simulated power difference at the output of fixed lowpass/high-pass filters each set at fixed bandwidth in response to an ideal PRBS data with a variable data rate. In practice, the response of the filters does not have an infinite loss outside the pass band. In Appendix I, it is shown that for a nonideal low-/high-pass filters, still the equal power frequency is given by 0. 26 T b . The main advantage of the approach presented in [21] is that the low-and high-frequency power spectrum of the same signal are compared. Thus, the problem of nonequal signal amplitudes is relieved. However, this technique requires a variable filter for different data rates since the unique frequency of the Sinc function changes with the data rate. Note that unlike wireline communications, the data rate in wireless applications can be variable when the number of connected devices to one hub changes. To extend the above technique to variable data rates, a mechanism is needed to detect the bit rate and tune the variable low-/high-pass filters to 0.26/T b . This is done using an Edge Detector/Rectifier (EDR) and variable filters composed of transistors operating in the triode (linear) region, that are added to the equalization filter, as shown in Fig. 8 . The EDR generates positive pulses for each transition of the received signal. If the pulse width is constant, the dc value of the pulses is proportional to the input bit rate and can be employed to tune the filter corner frequency. The EDR must be considered at the point where the signal has the largest amplitude and hence the resulting dc value is maximized. The node with the maximum swing is the limiter output. The function of the different blocks in the proposed equalizer loop of Fig. 8 is explained in the following subsections.
A. Edge Detector/Rectifier (EDR)
The circuit schematic of the EDR is shown in Fig. 9 , in which there are two paths for the signal, a direct path and a delayed path. The rest of the circuit functions as an Exclusive OR [ Fig. 10(a) ]. The width of the pulses at the output is defined by the delay introduced by the delayed path, and the time constant of the EDR as shown in Fig. 10(b) . Triple well devices are used in the delay path to eliminate the body effect and reduce the threshold voltage V th , thereby driving the EDR to fully switch the tail current source between the positive and negative inputs with lower input voltage, and generate higher output signal levels. To study the relation between the delay t d , the EDR bandwidth τ E D R , and the output pulse width t pulse , the timing waveforms in Fig. 10 are used. In the analysis, sharp transitions at the output of the limiter are also assumed.
where V 0 is the input signal amplitude
Integrating from 0 to T b , the area of each pulse can be given by
where τ E D R , and τ delay are the time constants introduced by the EDR, and the delay path. The pulse area given by (3) is shown in Fig. 11 for T b = 200 ps corresponding to 5-Gb/s data rate. It is worth noting that equations (1) to (3) size of the transistors in the delay path and the direct path of Fig. 9 are chosen accordingly. The simulated output of the EDR in response to 2, and 5-Gb/s random data is shown in Fig. 12 . Fig. 13 shows the simulated single pulse width at the output of the EDR for data rates from 1-to 5-Gb/s, showing a pulse width around 150 ps in this design. The variation of the dc value of EDR output with respect to the data rate is given in Fig. 14 , showing an acceptable linear behavior with slope about 40 mV/Gbps.
B. Design of Variable Low/High Pass Filters
To implement a tunable filter, different configurations are possible, as shown in Fig. 15 . Fig. 15(a) shows an NMOS transistor in the linear region, acting as a variable resistor. Because a transistor in the linear region has a low drain-source voltage, the short channel effects are less pronounced. Thus, long channel equations for estimating the channel resistance can be employed to describe its operation as
When using an NMOS device as in Fig. 15(a) , the signal is applied to the source while the dc voltage generated by the EDR is applied to the gate. Considering 1-V bias for the Limiter output, 0.45 V for the threshold voltage V T , and a supply voltage of 1.5 V, just 50 mV is left for the variation of the dc voltage at the output of the EDR. For a PMOS device under the same conditions as in Fig. 15(b) , the dynamic range is around 550 mV. Fig. 15(c) shows the implementation where a varactor is used to change the filter response. While it might seem as a viable solution, it has a major drawback. The varactor capacitance changes linearly with its gate-source voltage and thus the overall bandwidth of the filter would change inversely with the voltage. Because of the linear relation between the data rate and the dc voltage of the generated pulses by the EDR, the overall variation of the filter bandwidth will be inversely proportional to the data rate. The bandwidth of the low-pass/ high-pass filters can be given by
where
V bias is the dc bias of the limiter output stage. From (5), the bandwidth of the filter changes linearly with the data rate. Also, to increase the slope of the line and provide a greater sensitivity to the variation in the data rate, the capacitor needs to be minimized while the aspect ratio of the transistors should be maximized. Fig. 16 shows the variation of the filter corner frequency with respect to the applied gate voltage, highlighting the points at which the filter bandwidth is equal to 0.26 × Data Rate for several specified bit rates W P L P and W P H P are the width of PMOS devices for LPF and HPF respectively. The drawback of the PMOS filter shown in Fig. 15(b) is that the EDR dc voltage must be inverted to exhibit a higher corner frequency for higher data rates. This is clear in Fig. 16 in Fig. 16 . Variation of the corner frequencies of low-pass/high-pass filters for W P L P = 10 μm, C L P = 173 f F, W P H P = 16 μm, and C H P = 310 f F. which the corner frequency reduces with higher EDR dc out while it should be reverse. To solve this issue, an inverting amplifier is interposed after the EDR as shown in Fig. 15(d) . The inverting stage maps the E D R DC,out shown in Fig. 14 to the required filter adjustment voltage, F AV . With this modification the negative sign of the second term in (5) changes to positive, indicating higher corner frequency for higher data rates. Schematic of the inverting amplifier and its transfer function are shown in Fig. 17, and Fig. 18 .
The issue of all configurations shown in Fig. 15 is that the signal amplitude also contributes to the resistance or capacitance change and consequently to the corner frequency. Note that in (5), this effect has been neglected. As a result, the dc component of the EDR is not the only source of defining the corner frequency of the filters. The higher the signal amplitude, the more deviation compared to the desired value of 0.26/T b . Because the signal is a random data, the filter corner frequency would be variable and therefore the distortion at the output of the filters can take place, resulting in false power comparison. Moreover, the nonlinearity at the output of the LPF/HPF will generate new spectral components that does not exist in the original signal. As the equalizer attempts to balance the spectral power above and below 0.26/T b , such spurious components will force the equalizer to a false decision point. From Fig. 6(b) , the power spectral density of the Sinc function has a sharp slope around f 0 = 0.26/T b . Therefore, the variation in the corner frequency of the filters around this frequency can force the control voltage of the equalizer to converge to a false value or even prevent it from converging. The channel resistance for the PFET used in the variable LPF [ Fig. 15(d) ] is modeled by a nonlinear function as given by (6) where
F AV − |V T |, and F AV is the Filter Adjustment Voltage at the output of the inverting amplifier. Equation (6) clearly shows the nonlinear dependence of the resistor of the LPF on the input amplitude. To model the distortion introduced by the filters, Volterra series are used to compute the generated harmonics at the output as a result of a single tone input.
Considering the first three harmonics, the output of the LPF in the frequency domain can be considered as
where H 0 − H 3 are the Volterra kernels of the output signal in the frequency domain. Using (6), the output voltage of the LPF is given by
considering a single tone input signal, v i = A cos ωt, and equating the coefficients of similar harmonics in both sides for (7) and (8), we can find the volterra kernels as
the total harmonic distortion (THD) at the output of the LPF is given by where ω 0 = 1/R 0 C is the distortion-less corner frequency of the LPF, and A is the amplitude of the input tone. The THD of the LPF for different values of A V od is shown in Fig. 19 . Note that the gate voltage of the filter PMOS devices is specified by the inverting stage transfer function and the EDR dc out, which in turn determines the overdrive voltage for a given data rate and f 0 . In other words, different data rates transfer to different A V od . From Fig. 19 , employing the last stage of the limiter in which the signal amplitude A is large, results in a significant distortion, specially for 5-Gb/s data. However, using the second stage output results in negligible distortion.
The maximum voltage swing at the output of the second stage is about 200 mV in the given design and is defined by the tail current source and load resistance of the differential pair. Thus, the maximum value of the signal swing is independent of the input optical power. For the high-pass filter, using the same procedure as the low-pass filter
the THD for the HPF is given in Fig. 20 , showing small distortion if the second stage of the limiter is utilized. Note that in both Fig. 19(a) and Fig. 20 , the THD is less for higher data rates. This is due to the fact that for higher data rates, the half power frequency is higher, resulting in a lower resistance in both the LPF and the HPF for a given capacitance. The lower resistance requires higher overdrive voltage for the PMOS devices, and therefore the ratio of the signal amplitude to the overdrive voltage reduces and the THD improves. It is also worth noting that even though the THD is large at the output of the limiter (the third stage), that doesn't impact the linearity of the equalizer loop because the loop taps from the second limiter stage and returns a signal to the equalizer stages right after the input stage where the signal is still linear.
The intended application in this work is wireless optical communication, in which the eye safety requirements regulated by IEC standard 60825-1, define a maximum power of -1.5 dBm for 850-nm light. Within this range of input optical power levels and up to 0 dBm, the equalizer loop is designed to have enough gain to always converge to correct voltage levels, even when the signal at the second limiter stage output is limited. The EDR generates a dc voltage proportional to the data rate and as long as it is designed with τ E D R < T b and proper τ delay , the loop detects the data rate correctly as discussed in section III-A. To reduce the signal amplitude compared to the overdrive voltage, the signal could be attenuated before being applied to the filters. However, this solution generates peaking in the transfer function and can amplify the high-frequency components.
C. Power Detector and V/I Converter
The schematic of the power detector is shown in Fig. 21 . Transistors M 1,2 and capacitors C 1,2 form the LPF and are 7, 8 is generated by R 1,2 and C 5 . As a result, node A in the schematic is an ac short [21] . The rectification of the circuit takes place by shorting the drains of transistors M 5, 6 and M 7, 8 , respectively. If the input signal has more lower frequency spectrum power, the LPF generates a larger signal. Regardless of the polarity of I N + − I N − , either M 5 or M 6 steers more current towards the "UP" node in the schematic. Therefore, the voltage of the "UP" node decreases and because of the differential nature of the circuit, the "Down" node rises. This means the zero of the equalizer must be shifted towards lower frequencies to emphasize the higher frequency spectrum power. Fig. 22 shows the simulated transfer function of the power detector, showing a gain of 20 mV/mW. This gain is much larger than the typical gain of conventional power detectors in which the common source of differential amplifiers is employed for power detection. Due to the gain provided by the circuit, the maximum peak to peak swing at the output of the power detector is around ±100mV . Following the power detector, a V/I converter is added to increase the gain of the power detector and hence to steer a larger current proportional to the difference between the low and high frequency spectrum powers to a capacitor. The resulting voltage is then employed to change the position of the zero in the equalizer. The schematic of the V/I converter is shown in Fig. 23 . It provides a dc voltage gain of 5 and a dynamic range of 130 mV to 1.3 V at the output with the maximum input voltage of ±100 mV from the power detector. Note that the current level at the output of the V/I is about 1.5 mA to provide enough speed in case of slewing with a large capacitor of 30 pF at the output. This current level reduces the output impedance of the V/I and its voltage gain.
D. Dynamic Analysis of the Loop
Referring to Fig. 5 , with one activated PD, the equalizer should provide a peaking of 10 dB at 3.5 GHz, and 28 dB for nine activated PDs for communication at 5-Gb/s. Also, the corner frequency of the non equalized chain is variable with different number of activated PDs demanding a variable position of the zero from 300 MHz to about 900 MHz. To implement enough peaking at 3.5 GHz, a 2-stage equalizer is considered as shown in Fig. 24 where V cont. is provided by the power detection loop. The control voltage of the equalizer must change from 130 mV up to around 1.3 V in this design when the number of activated PDs changes from 1 to 9. Referring to Parseval's power theorem, the total power of a power signal is equal to the integration of the squared Fourier transform over all frequency spectrum of the signal [22] . Therefore, while the position of the zero of the equalizer varies, in fact the signal power at the output varies. For a linear equalizer, this variation of the power is linear, consequently we assume a constant gain for the equalizer loop from the control voltage to its output power. The simplified block diagram of the equalization loop in the power domain is shown in Fig. 25 . T L P F and T H P F are the transfer function of the low-/highpass filters, and 0.26ω 0 is the half power frequency of the Sinc function.
where K F , K P , and K C , are the gain of the equalizer/Limiter stages, the power detector, and the V/I. The magnitude and angle of the loop transfer function are The loop unity gain frequency is equal to ω t = K F K P D K C /C and the phase margin of the loop is given by
From (19), a phase margin of 45 degrees for the loop requires C > 9.3
, where the value of C is chosen to ensure proper transient response for the loop. Fig. 26 shows the transient response of the loop as it converges at different data rates with different number of activated PDs. Fig. 27(a) and (b) show the eye diagrams of the signals at the second limiter stage before and after the equalizer loop converges for the case when 1 PD is in LOS. With proper sizing of the transistors in the V/I converter, the signal (Vcont.) starts from 1.3 V at t=0, and always drives the loop to an over equalized condition before final settling. This guarantees enough sharpness of the pulses at the output of the third limiter stage, and proper EDR pulses before the loop settles. This is clear in Fig. 27(d) , which is the EDR eye diagram over the complete settling period. Fig. 28 shows the simulated bandwidth before and after the equalizer, corresponding to different number of activated PDs at the input of the receiver. The equalized bandwidth corresponds to the final value of the Vcont, after the loop is completely settled with a 4.7-Gb/s input PRBS data. Note that for the case when all nine PDs are ON, the equalizer extends the bandwidth by about 1 GHz. Referring to Fig. 5 , the loss incurred by the limited optical bandwidth of the PD matrix and the large 11.5 pF junction capacitor of all nine PDs added, is about 25 dB at 3.5 GHz. Compensating this level of loss would require the use of onchip inductors which would significantly increase the chip area. With larger PD arrays, more equalization stages can be employed. However, as the zero position gets closer to f t , the undesired poles of the equalization stages come closer to the zeros and reduce the peaking generated. The other difficulty in high data rates is the fact that EDR works at double data rate because of its rectification nature, thereby, it is harder to detect the data rate linearly as the data rate increases.
IV. EXPERIMENTAL RESULTS
The block diagram of the complete imaging receiver including the adaptive equalizer loop is shown in Fig. 29 . A prototype chip is fabricated in IBM 130-nm CMOS technology [23] . Fig. 30 shows the die photo of the chip. The total die area including the bond pads is 870 × 1400 μm × μm. For measurement purposes, the chip is wirebonded to a PCB. A 2 31 −1 PRBS signal from Agilent N4903B pattern generator is fed to an 850-nm Laser Driver and the output of the chip is monitored through the analyzer module of the N4903B. Fig. 31 shows the output in response to 1-, 3-, and 4.7-Gb/s modulated light with one activated PD. For 1 Gb/s, the circuit has enough bandwidth even with no equalization given the SML PD bandwidth of 730 MHz, as predicted in Fig. 5 . However, for 3-Gb/s without equalization there is a significant ISI at the output as shown in Fig. 31(c) . Turning the equalizer ON, significantly improves the eye as shown in Fig. 31(d) . The function of the equalizer is more clear for 4.7-Gb/s data for which the eye is completely closed without the equalizer as shown in Fig. 31 (e) . From  Fig. 5 , the decrease in the bandwidth of the receiver is not a linear function of the number of activated PDs. This is partially because with small number of activated PDs, the optical bandwidth of the PD determines the overall bandwidth. However, with higher number of activated PDs the parasitics of the PDs play the major role. Moreover, the reduction in the bandwidth of the circuit with n + 1 activated PD, compared to n PD, is proportional to
As an example, the bandwidth reduction in transition from 4 to 5 PD is about 5%, and for 6 to 7 PDs is about 2.5%. Fig. 32(a), (b) shows the case of six activated PDs. Fig. 32(c) , (d), shows the measured eye diagrams when all nine PDs are activated in the imaging matrix showing that with no equalization, the output signal suffers from significant ISI. The measured peak-to-peak jitter at the output is about 0.4 UI, part of which comes from the Laser output itself. Fig. 33 shows the measured BER versus OMA optical power for different data rates. With one activated PD, the sensitivity of the receiver for 4.7-Gb/s input random data is −3.5 dBm, corresponding to BER = 10 −10 , while it is −4.4 dBm for 4.5 Gb/s data and a BER = 10 −12 . For nine activated PDs and 2-Gb/s modulated light, the sensitivity is −5 dBm corresponding to a BER = 10 −12 . Note that for a given data rate, larger capacitance at the input reduces the bandwidth and degrades the jitter and sensitivity. This is evident by comparing the sensitivity for the case when 1 PD is in LOS to the case when all nine PDs are in LOS. To highlight the effect of Equal Gain Combining (EGC), the sensitivity is measured for the case when all nine PDs are in LOS but only one PD is turned on. From Fig. 33 , the sensitivity is seriously degraded when all LOS PDs are not turned on since most of the light is not captured in this case. The chip consumes a total power of 97 mW from a single 1.5-V supply and is capable of providing 750-mV p-p output voltage. this work as well as the design in [18] . The OMA sensitivity of the chip is better than [24] and [25] , with comparable power consumption, and data rate. [26] employes an avalanche PD requiring a 5-V reverse bias to present lower capacitance and higher sensitivity at lower data rate.
V. CONCLUSION
In this paper, the design of a fully integrated imaging receiver for wireless optical communication is presented.
The receiver is formed of a 3×3 matrix of SML PDs and corresponding switches to enable dynamic LOS detection. The PD array is followed by a high sensitivity 6.4 K TIA, and a novel adaptive equalizer which compensates for the roll off in the TIA transfer function as a result of the lower bandwidth of PDs and the change in the number of activated PDs at the input. Mathematical analysis of the different blocks of the equalizer as well as circuit level simulations and measurements are included to verify the functionality of the receiver. A prototype chip is fabricated in 130-nm CMOS technology. The chip is capable of 4.7-Gb/s communication with OMA sensitivity of −3.5 dBm for a modulated 850-nm light showing a BER = 10 −10 , and of 4.5 Gb/s corresponding to sensitivity of −4.4 dBm and BER = 10 −12 when 1 PD is activated. For nine activated PDs, corresponding to 11.5-pF input capacitance, the receiver is capable of communication at 2-Gb/s with sensitivity of −5 dBm and BER = 10 −12 . The total power consumption including the on chip differential 50 output buffer is 97 mW while providing a 750-mV p-p output voltage over the differential inputs of the Agilent N4903B. The total die area including the bond pads is 870 × 1400 μm × μm.
APPENDIX I EXTRACTION OF THE EQUI-POWER FREQUENCY OF RANDOM DATA FOR NON IDEAL LOW/HIGH PASS FILTERS
In section III, it was assumed that the low-/high-pass filters are ideal and hence they represent a brick wall response. Therefore, the lower and higher frequency spectrum components can always be separated. In this section, the equal power frequency f 1 for non ideal finite roll off filters is studied. The goal is to find the corner frequency of non ideal LP/HP filters f 1 such that I 2 ) are the total signal power at the output of low and high pass filters, respectively. By solving . Therefore, the value of
used for ideal filters in Section III can still be used for the nonideal case.
